
7072

Semiconductor Matrix Card 8**x**12



The Model 7072 Semiconductor Matrix Card is designed specifically to handle low-level and high-impedance measurements encountered in semiconductor parametric tests on wafers and devices. This unique design provides two low-current circuits with specified 1pA maximum offset current for sensitive sub-picoamp measurement resolution and two C-V paths for measurement of Capacitance Voltage characteristics from DC to 1MHz. Four additional high-quality signal paths with <20pA offset current provide for general-purpose signal switching up to 100nA or 200V.

Connections are 3-lug triax with the outer shell connected to chassis for safety and noise shielding. The center conductor is fully surrounded by the inner conducting shield, so that fully guarded measurements can be made to achieve higher isolation and to improve measurement speed and accuracy.

Isolation relays on the low-current and C-V paths automatically disconnect unused circuits to achieve minimum interference and peak performance. The 707A or 708A mainframe allows each row (signal path) to be programmed for Break-Before-Make or Make-Before-Break operation.

For applications requiring connections

to a large number of devices or test points, the 7072 matrix can be expanded with additional cards. The low-current and C-V rows can be extended to other cards with coaxial jumpers. The other four high-quality signal paths connect directly to the 707A backplane for expansion.

ACCESSORIES AVAILABLE

237-TRX-T 3-Lug Triax Tee Adapter 7078-TRX-BNC 3-Lug Triax to BNC Adapter 7078-TRX-3 3-Lug Triax Cable, 0.9m (3 ft) 7078-TRX-10 3-Lug Triax Cable, 3m (10 ft) 7078-TRX-TBC 3-Lug Female Triax Bulkhead Connector with Cap

SERVICES AVAILABLE

7072-3Y-EW 1-year factory warranty extended to 3 years from date of shipment

	Low-Current (Rows A - B)	General-Purpose (Rows C - F)	C-V (Rows G - H)
CROSSPOINT CONFIGURATION:	2-pole Form A	2-pole Form A	1-pole Form A, Common Guard
OFFSET CURRENT:	<1 pA	<20 pA	<20 pA
PATH ISOLATION: Resistance:	>10 ¹³ Ω	$>10^{12} \Omega$	$>10^{12} \Omega$
Capacitance (nominal):	0.4 pF	1 pF	0.6 pF
CROSSTALK 1 MHz, 50Ω load (typical): 3dB BANDWIDTH (typical),	<-50 dB	<-40 dB	<-50 dB
50Ω Load:	15 MHz	8 MHz	5 MHz

Ucor -123--&-&-

MATRIX CONFIGURATION: 8 rows by 12 columns.

NECTOR TYPE: 3-lug triaxial (Signal, Guard, Chassis).

MUM SIGNAL LEVEL: 200V, 1A carry/0.5A switched, 10VA peak (resistive load). MON MODE VOLTAGE: 200V maximum between any 2 pins or chassis. ACT LIFE:

Id Switching: 107 closures

Maximum Signal Level: 10⁵ closures.

RESISTANCE (per conductor): $<1\Omega$ initial, $<3.5\Omega$ at end of contact life. ACT POTENTIAL: <40µV per crosspoint (Signal to Guard).

Y SETTLING TIME: <15ms.

RTION LOSS (1MHz, 50Ω source, 50Ω load): 0.1dB typical.

Conforms to European Union Directive 89/336/EEC.

TY: Conforms to European Union Directive 73/23/EEC (meets EN61010-1/IEC 1010). RONMENT

FSET CURRENT and PATH ISOLATION Specifications: 23°C, <60% R.H. erating: 0° to 50°C, up to 35°C at 70% R.H. rage: -25° to +65°C.




Calle del Ebano #16625 Jardines de Chapultepec Tijuana B.C. Mexico Tel. (664) 681 1130 Fax. (664) 681 1150 Tel. 01800 027-4848 www.finaltest.com.mx

www.keithley.com

-&--&-

Use with Model 707A and 708A switching matrix mainframes



- Two DC to 1MHz C-V paths
- Four high isolation signal paths
- 3-lug triaxial connection

Ordering Information

7072 8×12 Semiconductor Matrix Card

ries Suppl

Instruction manual and four SMB expansion cables (CA-54-1)

	H G C	H G C			H G C	H G C	H G C	H G C	H G C	H G C		User connections and backplane expansion	2	CONNI MAXIM COMM
× ×	× × ×	8 8 8 99	× ×	× ×	× ×	* *	* *	* * *	* * *	* * *	0 0 0	S C C C C C C C C C C C C C C C C C C C	Low I Paths	CONTA Cold At M PATH I CONTA
8 8 8	× × ×	× × ×	* *	* *	* *	× × ×	* * *	* * *	* * *	* *		C C C C C C C C C C C C C C C C C C C	General - Purpose Paths	RELAY INSER EMC: (SAFET ENVIR
							*** ***	*** **		8 99 8	0 0 0 0		_ C-V	OFF Ope Stor

CRO OFF

PATI

CRO

KEITH