Tektronix[®]

TMT4 Margin Tester

Margin Tester Datasheet



PCIe link health evaluation in under 2 minutes.

A first-to-market PCIe testing tool like no other

The first of its kind, the Tektronix TMT4 Margin Tester is a certified PCIe testing tool that enables fast and easy evaluation of the link health of PCIe Gen 3 (8 GT/s) and Gen 4 (16 GT/s) devices. Supporting most common PCIe form factors like CEM, M.2, U.2, U.3, and E1, it is capable of linking with the majority of the PCIe devices available today.

Using a single PCIe-enabled 16-lane high density cable and connectors, the Margin Tester can be adapted to test system boards or add-in cards in seconds. Complete evaluation of the transmitter and receiver link health of PCIe Gen 3 and Gen 4 devices can be conducted in as little as 2 minutes. It is truly in a class of its own.

The TMT4 Margin Tester re-imagines the way that PCIe link health testing is performed. As an active link partner with the device under test (DUT), the instrument is capable of controlling presets and link training parameters of the DUT directly, providing insights into potential design flaws on a lane-by-lane or preset-by-preset basis. Evaluating the link health of your PCIe Gen 3 and Gen 4 devices has never been easier.

Time to insight and ease of use at the forefront of Tektronix innovation

The TMT4 Margin Tester was specially designed for the modern engineer. Today, testing times and the complexity of equipment setups can often lead to testing bottlenecks for design and validation engineers. The TMT4 was designed with these two challenges in mind and has answered the call when it comes to testing times and ease of use.



The TMT4 can be set up and ready to test in as little as 5 minutes, and an optimized user interface makes testing easier than ever. With the Margin Tester, Tektronix has responded to the needs of the modern engineer when it comes to the evaluation of link health in PCIe Gen 3 and Gen 4 devices.

Key features

- PCIe Gen 3 (8 GT/s) and Gen 4 (16 GT/s) speeds supported
- · Link widths up to 16 lanes supported
- Support for CEM, M.2, U.2, U.3, and E1 devices
- Two scan options: Quick Scan and Custom Scan
- DUT transmitter (Tx) eye diagrams and link training parameters for each lane tested
- DUT functional receiver (Rx) evaluation for each lane tested
- LTSSM Monitoring
- Receiver DUT Test beyond standard presets



Certified PCI Express Compliant Device © PCI-SIG

Adapters and cables to address a wide range of PCIe devices

The TMT4 Margin Tester platform supports 13 standard PCIe adapters for testing system boards and add-in cards. This allows users to test a wide range of possible DUTs and allows evaluation of most common PC components, such as motherboards, graphics cards and SSDs; a straightforward way to link to and test PCIe devices.



All adapters, aside from the M.2 and E1 edge, which have an integrated cable to accommodate specific loss conditions, can be interchanged easily with the use of the standard 16-lane high density cable. This gives users the flexibility to switch between PCIe form factors in seconds and minimizes downtime between tests.



Testing the signal path of DUT transmitters has never been easier

The DUT Transmitter (Tx) tests are optimized to deliver insight into the transmitter path performance of the DUT in minutes. For engineers today, evaluating the full link width Tx performance of their DUT can often take days or even weeks to perform. With the TMT4 Margin Tester, a high level link health evaluation of a Gen 4 device can be completed in as little as two minutes.

This test provides users a fast look at the eye diagrams of the link formed between the Margin Tester and the DUT and displays the associated link training parameters used to open the eye. This information enables teams to conduct more regular performance checks of the link and to quickly identify gross errors for any lane and preset combination.

This is especially useful for design and validation engineers who are often bottlenecked by the testing times of traditional oscilloscope and BERT testing equipment. For example, if engineers want to quickly see the effects of a BIOS change on the health of the link, they can scan the DUT, update the BIOS, scan the DUT again, and in minutes be able to evaluate the effect those changes had on the link performance.

Eye diagrams faster than ever before

As part of the DUT Tx tests, the user is shown eye diagrams for each lane and preset combination that represent the error-free region of the link formed between the DUT and the Margin Tester.



The major benefit of the Margin Tester is the speed at which a user can generate these eye diagrams. Since the eyes are shown to the user in real-time, it only takes seconds before results are displayed. This speed leads to dramatically reduced time to insights into DUT link health. With time to market pressures rising for engineers, Margin Tester steps up to provide insights to design and validation teams faster than ever before.

Link equalization parameters: Eye diagrams are not always the full story

The Margin Tester shows not only the performance of the link by displaying eye diagrams, but also displays how the Margin Tester's receivers were adjusted to maximize the generated eye. Having both pieces of information is critical to understanding performance, as some eyes may need especially high levels of equalization in order to form the link. In the table displayed to the user, the Margin Tester shows the Attenuation, VGA (Gain), CTLE, and 5 DFE taps values used to maximize the eye opening. With this, the user can quickly see how much equalization is needed for each displayed eye diagram. The possible range of values for each of these equalization settings is shown in the following tables.

Equalization	Number of possible settings	Range
ATT	8	-10.0 dB to -2.0 dB
VGA	15	0.0 dB to +8.0 dB
CTLE	32	+2.0 dB to +15.0 dB
<u>- 11 () 1</u>		

Table continued...

Equalization	Number of possible settings	Range
DFE Tap 1	256	-55.0 mV to +55.0 mV (TYP ¹)
DFE Tap 2	128	-44.0 mV to +43.3 mV
DFE Tap 3	128	-22.0 mV to +21.7 mV
DFE Tap 4	128	-16.0 mV to +15.8 mV
DFE Tap 5	128	-11.0 mV to +10.8 mV

DUT Tx

Lane	Preset	EW	EH	ATT	CTLE	GAIN	DFE(1)	DFE(2)	DFE(3)	DFE(4)	DFE(5)
0	9	30.1 ps	130.0 mV	-10.0 dB	12.1 dB	4.6 dB	38.6 mV	2.1 mV	0.7 mV	-4.0 mV	-3.1 mV
1	6	33.2 ps	111.7 mV	-10.0 dB	11.6 dB	2.3 dB	28.4 mV	3.4 mV	-1.0 mV	-0.3 mV	-1.4 mV
2	9	27.1 ps	104.8 mV	-10.0 dB	12.5 dB	3.4 dB	32.5 mV	4.8 mV	1.0 mV	-2.0 mV	-0.2 mV
3	б	31.9 ps	97.9 mV	-10.0 dB	10.8 dB	2.3 dB	28.4 mV	-0.7 mV	1.4 mV	-0.5 mV	0.0 mV
4	9	31.1 ps	114.2 mV	-10.0 dB	10.4 dB	2.3 dB	22.3 mV	4.8 mV	1.7 mV	-2.0 mV	0.0 mV
5	9	31.5 ps	104.8 mV	-10.0 dB	12.5 dB	4.6 dB	36.6 mV	-3.4 mV	0.7 mV	-2.0 mV	-1.9 mV
6	9	29.6 ps	116.6 mV	-10.0 dB	11.6 dB	3.4 dB	28.4 mV	2.1 mV	0.3 mV	-0.5 mV	-1.0 mV
7	9	30.1 ps	117.8 mV	-10.0 dB	11.6 dB	3.4 dB	26.4 mV	4.1 mV	0.7 mV	-2.5 mV	-1.2 mV
8	9	27.3 ps	100.3 mV	-10.0 dB	12.1 dB	3.4 dB	26.4 mV	4.1 mV	1.4 mV	-1.0 mV	-2.1 mV
9	9	30.6 ps	118.2 mV	-10.0 dB	9.5 dB	2.3 dB	24.4 mV	0.0 mV	1.4 mV	1.0 mV	1.4 mV
10	9	28.0 ps	112.9 mV	-10.0 dB	9.1 dB	2.3 dB	18.3 mV	2.8 mV	4.5 mV	1.3 mV	1.2 mV
11	9	27.2 ps	105.6 mV	-10.0 dB	9.5 dB	2.3 dB	22.3 mV	2.1 mV	1.7 mV	0.5 mV	-0.9 mV
12	6	32.7 ps	107.3 mV	-10.0 dB	10.8 dB	3.4 dB	36.6 mV	2.8 mV	4.5 mV	-0.3 mV	-1.2 mV
13	9	27.9 ps	114.2 mV	-10.0 dB	10.8 dB	2.3 dB	20.3 mV	8.3 mV	-0.7 mV	-0.8 mV	0.0 mV
14	6	31.9 ps	119.4 mV	-10.0 dB	10.8 dB	2.3 dB	22.3 mV	1.4 mV	2.1 mV	1.3 mV	-0.7 mV
15	9	30.2 ps	162.9 mV	-10.0 dB	10.8 dB	3.4 dB	26.4 mV	8.9 mV	4.5 mV	0.3 mV	-0.5 mV

Having these settings visible enables engineers to not only get a quick glimpse of the performance of their link with eye diagrams, but also allows them to dig a layer deeper to understand the equalization used to open the eye. If an eye is wide open, but the equalization settings were pushed to their maximum, it may indicate there are some performance considerations for that given lane and preset combination. Eye diagrams on their own are not always the full story.

Enhanced DUT receiver testing: Receiver performance beyond presets

The DUT receiver (Rx) testing feature is a functional evaluation of the DUT's receiver path. The test aims to determine how far the transmitted signal from the Margin Tester can be decreased, within a range of operation, before errors are returned. This enables engineers to easily evaluate functional Rx link health performance in as little as 30 seconds, saving valuable time and effort compared to existing equipment.

S Lane	Starting Tx Eq. Cursors (pre/main/post)	Preset	Link Lost At: (pre/main/post)	Amplitude Reduction
0	3/37/0		1/11/0	70%
1	4/36/0	P5	1.25/12/0	67%
2	2/36/2	1.444	0.5/11/0.5	69%
3	1/27/12		0.25/9/4	67%
4	7/33/0	P9	1.75/8/0	76%
5	4/36/0	P5	1/10/0	72%
6	4/36/0	P5	1.25/12/0	67%
7	6/32/2		2.25/12/0.75	63%
8	9/31/0		4.75/16/0	48%
9	4/36/0	P5	2/17/0	53%
10	7/33/0	P9	2.75/13/0	61%
11	4/30/6	3 83	1.25/10/2	67%
12	7/33/0	P9	2/10/0	70%
13	4/36/0	P5	1.25/11/0	69%
14	7/29/4	1055	2.25/9/1.25	69%
15	4/28/8	P7	1.75/13/3.75	54%

This quick test consists of a link train between the Margin Tester and DUT, where the DUT selects the presets for communication. The Margin Tester then steps down the transmitted amplitude by dropping the main cursor value by lane/preset, within an expected range of operation.

With this approach, a user can get a high-level evaluation of their Rx performance in less than a minute and determine if there are any problem lanes that may be worth investigating further with other equipment. If no errors are indicated, this is considered a functional pass. If errors are seen, the main cursor value where the error occurred is displayed to the user, and the test is considered a functional fail.

The receiver DUT is allowed to request the TMT4 transmitter, on any and all lanes, any valid combination of cursor coefficients. This means that TMT4 margin tester not only test standard presets but also test anything that the receiver under test requests.

When the receiver test is running, the TMT4 uses cursors to decrease the amplitude, but do not limit the test to a range. Instead, push the receivers as far as they will go until an error is registered, and report back both the main cursor value and % in amplitude reduction at point of failure. You can add a custom amplitude threshold value on the Custom Scan setup screen to assist in highlighting lanes that do not meet acceptance criteria.



Multiple scan options to choose from

The TMT4 offers two scan options: Quick Scan and Custom Scan. Both scan types include DUT Tx and DUT Rx tests and can be run from the same physical setup, but allow for different levels of control for the user. Each scan option has its own advantages.

¹ DFE Tap 1 has a wide range of possible values, but will typically be within the stated range.

An additional feature to the TMT4 Margin Tester is the use of the advanced Link Training Status State Machine (LTSSM) monitor. This advanced feature, together with the Quick and Custom Scan options, allow the user to identify anomalies in the Physical Layer interaction with the Data Link Layer according to PCIe State Machine descriptions.

Quick Scans: The fastest option for link health evaluation

The Quick Scan was developed to be the fastest option with minimal ability for the user to control specific parameters of the test. The intention is to provide results on how the link between the DUT and the Margin Tester performs after a natural link training to the specified speed and the maximum width of the DUT; up to Gen 4 x16.



This test offers the ability to do more frequent evaluation of link health after a natural link negotiation throughout the design process, to see general trends as physical layer, firmware, and BIOS settings are changed over time. Results include eye diagrams from each lane trained to the negotiated preset, the associated link training parameters, and the functional Rx test all within a few minutes. This offers users the ability to evaluate the health of the link their DUT forms with TMT4 faster than it often takes to even set up traditional testing equipment.

Approx. test time @ Gen 4 x16 links: 2-4 min.

Custom Scans: The comprehensive option for link health evaluation

The Custom Scan offers users much more flexibility in terms of testing and enables users to force specific test parameters to do more thorough evaluations of their Tx signal paths. In Custom Scan, users are able to select:

- Generation (PCIe Gen 3 or Gen 4)
- Lanes (Within the specified link width)
- Presets (Preset 0 Preset 9)
- Clock Settings (SSC or SRIS)
- Pass/Fail Limits (User-specified)



Custom scan is intended to be used when there is deeper investigation into specific lane-preset combinations needed or when a more comprehensive test of all lanes and presets is desired. Users can specify their own pass-fail limits and the Margin Tester will flag any results that fall outside these specified limits.

Test Status:	Test Complete Gen4 DUT Tx: Eyes Passed: 159 Eyes Failer: 1 DUT Rr: Lanes Passed: 16 Lanes Failed: 0
∧ Gen4	
∧ DUT Tx	View By:) Lane O Preset
(U))Centrand Trime (pi)	The second secon
	The manual sector of the secto
 TMT Receiver Settings 	
~ DUT Rx	

The results for Custom Scans appear different than for Quick Scans. In Custom Scan, a tiered results structure allows data to be expanded and collapsed based on the generation tested or by the type of test in a specified generation. Both the Tx eye diagram and the link training parameter table results can be configured to view the results by lanes tested or by presets tested. This enables users to quickly view results across all charts and draw conclusions as to the performance of any given lane or preset grouping for up to 160 lane-preset combinations in under 30 minutes.

Approx. test time @ Gen 4 x16 all lanes/presets: 25-30 min.

LTSSM monitoring

The state of the PCIe link is defined by a Link Training and Status State Machine (LTSSM). The LTSSM monitor provides information about the various states that the TMT4 Margin Tester experiences as a result of its interaction with the DUT, without regard to its role as a Root Complex (RC) or End Point (EP).

LTSSM Monitoring can be initiated manually or in the presence of a valid hardware Trigger in the signal. Additionally, a Trigger out signal can be generated on the occurrence of a selected event associated with a LTSSM state. Whenever performing LTSSM monitoring tests, the TMT4 results window displays the percentage of time that the link was

seen in each of the LTSSM states and the transitions from one state to another using the LTSSM map.

Sub-state information

The LTSSM Setup window shows a graphical representation of the State Machine diagram for PCIe devices. Sub-state information is available for the Detect, Polling, Configuration, and Recovery states. To access the sub-state information, do the following.

- 1. Hover over the desired LTSSM Major State.
- 2. Click the chosen state to display the sub-state information.
- 3. Click the Back button to return to the main LTSSM states diagram.



Setup and run LTSSM Monitor test

To configure and run the LTSSM Monitor Test in the Web UI, do the following.

1. Select Setup and then click the option next to LTSSM Monitor.

Telatonia		n E
aller.	Teel Type O Contribute O Control Size 😵 LiftIN Montpo	
ethic.*s	Lais Betrop Cloub Betrop:	tistur State or Directed by Data Link Layer
LARS / HOUSE		Deter
amurte	Meanine Seringe Insteads Nett. 🛞 Manually 🔘 Trigget in	Paleg Dades
	Bod Feet O Minuelly S Jone S1 associate .	(Configuration) Hit Reset
	Tayor No.	JA II
Desite Line	feet tes -	LD Looobark
(on Mana Tamé of		
19/14/9N PO100012		1) Lin Heccorry
Adapter POEA NO 56.01		

- 2. Select the appropriate clock setting under Link Settings.
- 3. You can select a manual start/stop or a triggered start for the test.

a. Select **Manually** to allow for test start when you click the **Go** button at the bottom of the screen.

Test stop will be set to occur when you click the **Stop** button.

b. Select Trigger In to allow for test start from an externally provided hardware trigger. The Trigger In becomes active on a HIGH to LOW transition. (See the TMT4 Specifications and Performance Verification Technical Reference on tek.com for further trigger information.)

Select **After** and set a specified amount of time in seconds, minutes, or hours after trigeer start to stop the test.

4. Trigger Out: If no trigger out signal is required, select None.

SETUP Tes REDUCTS LINK	nt Type 🕜 Quick Scan 🚫 O	otom Scan 🛞 LTSSM Mervilor		
REPORTS C	k Settings			
	lack Settings: 📋 SRIS	□ ssc		Initial State or Directed by Data Link Layer
SARE / RECALL				Detect
Mar Mar	Instate Test: Manually	O Trigger in		Poling Disabled
	End Test: O Manually	10 seconds		(Configuration) Hot Reset
	Tripper Out: Event	LTSSM State Duration	-	
CPECK LINK	LTSSM State:	LO		
Link State: Gen4 x4	Ouration ≥	900 milliseconds		LOS Recovery
TMT4 SN. P0100012	Link Speed	Ary		Cu Cu
		Gen 4		
Adapter: PCIE4-M2-SLOT		Gen 3		
		Gen 1		

Any other selection will generate a trigger out hardware signal when one of the following valid test conditions is selected.

- State Entry or Exit: select one of 11 available States.
- State Transition: Select a From State and a To State.
- State Duration: Select the minimum time to satisfy the condition.
- 5. Link Speed: This menu item appears for all of the above conditions except None. Select Any or the desired link speed.

Time for completion of a LTSSM test includes the user selected test time (for example, 10 s) plus additional processing time that is required for the data to be collected and compiled, such that the overall elapsed time can be a few seconds longer than the actual test.

LTSSM Monitor test results

Select the **Results** button to view the test results. In the Results window, you can view the % of time the link was in specific states and the count of state transitions.

The maximum test time of LTSSM events is limited to 6.5 hours.

Use the Save/Recall button in the left panel to save or recall files.



Save and recall results easily

Textronick		
SETUP RESULTS	Save Results	
	By default, results are saved to this PC's Downloads folder. You can change where files are saved by modifying your browser settings.	
SAVE / RECALL	Name Erter 20 file name	
vian -		
	NORES	
		SAVE
	Recall Results	
	Recalling a results file restores the Results panel as it was when the test was run. To do so, press Recall and select the .2p file the results were previously saved in.	
GHECK LINK		RECALL
Link State: Gen4 x16		
10112-000		

Results from any scan can be saved to a .zip file quickly and easily. All tabular data, like link training parameters and raw eye diagram measurements, are saved as .csv files and eye diagram images are saved as .png files.

Range of user interface options

The TMT4 Margin Tester can be controlled via three separate user interfaces: the Front Panel UI, the Web Browser UI, or the REST API. The Web Browser and REST API both enable users to control the instrument remotely.

Front Panel UI: Get to testing quickly



The front panel user interface is intended for quick use only and offers the ability to run Quick Scans, review the results, export the data, and access the IP address of the unit. For the ability to run Custom Scans, the user must use the web browser user interface or the programmatic interface via the REST API.

Web Browser UI: Remote use and greater user control

The web-based browser interface is optimal for users who want more access to the capabilities of the Margin Tester than is available via the front panel. From this interface, the user can access Quick and Custom Scans, Save/Recall results, and Utility menus to see firmware revisions and export error logs; all from an intuitive, easy-to-use web-based UI.

Tektronix			A	Ξ	â
SETUP	Test Type 💿 Quick Scan 🔿 Custom	i Scan			
RESULTS	Generation: Gen4 Gen3				
SAVE / RECALL	Quick Scan performs both a DUT Tx and a DU	JT Rx test.			
UTILITY	The DUT Tx test lets all the lanes train to their reports Eye Widths, Eye Heights and Receiver The DUT Rx test also lets all lanes train to the reports how far the TMT4 transmitters' main amplitude before the link has issues.	a poleronia proseta and I Settings for all lanes. In preference presents and euroscr can be dropped in	RUN S	CAN	
CHECK LINK					
Link State: Gen4					
TMT4 SN: g200004 Adapter					
PCIE4-M2-SLOT			_		•

To access the web-based browser interface, the user must connect the Margin Tester via the Ethernet port located on the back of the instrument to either a local network or point-to-point to a PC. The Margin Tester has a dedicated IP address that is configured once connected to a local network or PC, allowing the user to connect to the UI by inputting the IP address shown on the Margin Tester into a supported web browser, which includes Google Chrome, Firefox, and Microsoft Edge.

Programmable REST API: Remote use and automation

The Margin Tester also supports programmatic control via the REST API. The API allow the user to select their programmatic language of choice and are ideal for engineers to use in automation applications.

He Swagger.	/apilswagger.json	Explore	
Tektronix Margin	Tester 🚥 🥶		
		Authorize 🔒	
about Returns information about TMT4 of	ever	Ý	
GET /apk/device/about Roturn	Information about margin device		
GGT /epi/device/selftest ≈	ns self diagnostic testing. Resarvs Self Test results		
<pre>/spi/device/selftest/re</pre>	sedts Returns Sell Test results from most recent sell diagnostic test		
configuration Series of the Twit	i device	~	
<pre>/api/device/configurati</pre>	an/Link Returns the link state along with speed, width, and lanes if connected to a DUT	â	
control sear, sop, or approximate po	urger 101	~	
POST /spi/device/control/abo	et. Aborts margin lost and does not complete current Beration	â	
PO57 /api/device/control/qui	als. Starts a quide scar-teat using full width Tx and Rx teat	ê	
FOST /spi/device/control/stm	ret. Starts custom test	â	
POST /spi/device/control/sto	p. Stops margin test after completion of current flamation	â	

Documentation for how to use the REST API is available in the *TMT4 Margin Tester User Manual*.

DUT requirements

In order for the Margin Tester to successfully scan a DUT, there are a set of minimum requirements that the DUT must support. These include:

- The DUT must be capable of achieving an L0 state at Gen 3 (8 GT/s) and/or Gen 4 (16 GT/s) speeds.
- The DUT must be PCIe protocol aware and capable of handling a PERST (reset) signal.
- The link must be trained to at least x1 width.
- The selected lane to be tested must be within the current link width.
- The DUT must be capable of being forced into different Tx presets via protocol.
- The DUT must be able to return to L0 under its own control, without manual intervention.
- Add-in cards must support their own power beyond 75 W if required. The TMT4 supplies up to 75 W to AICs.
- End point DUTs must be configured as add-in cards, and root port DUTs must be configured as system boards.
- The DUT must select standard PCIe presets (0-9) from the Margin Tester to perform Rx tests.

Specifications

All specifications are typical unless noted otherwise. All specifications apply to all models unless noted otherwise.

Generations 3 and 4

PCIe generations supported PCIe presets supported

Presets 0 through 9

PCIe adapters supported

~ 		
Adapter ²	Width	DUT
CEM Edge	x1	System
CEM Edge	x4	System
CEM Edge	x8	System
CEM Edge	x16	System
CEM Slot	x16	Endpoint
M.2 Edge ³	x4	System
M.2 Slot	x4	Endpoint
U.2 Edge	x4	System
U.2 Slot	x4	Endpoint
U.3 Edge	x4	System
U.3 Slot	x4	Endpoint
E1 Edge ³	x4	System
E1 Slot	x4	Endpoint

Typical insertion loss

Insertion loss component ⁴	At 4 GHz, typical	At 8 GHz, typical
TMT4	1.4	2.6
TMT4 cable	1.4	3
CEM Edge x1	0.5	1.5
CEM Edge x4	0.5	1.5
CEM Edge x8	0.5	1.5
CEM Edge x16	0.5	1.5
CEM Slot x16	7.1	13.5
M.2 Edge ⁵	1.6	3.5
M.2 Slot	7.5	13.5
U.2 Edge	1.3	1.9
U.2 Slot	5.3	10
U.3 Edge	1.1	1.6
U.3 Slot	5.4	10
E1 Edge	1.7	2.7
E1 Slot	6	11.1

² Signal path through adapters is designed to be lossy. See typical insertion loss table for details.

³ M.2 Edge adapter and E1 Edge adapter have their own integrated cable due to different loss constraints.

⁴ Typical Loss measurements have been captured from simulation, type testing, manufacturer's data, S21 in dB.

⁵ The M.2 Edge adapter does not use the TMT4 cable in its setup.

Power source

Physical characteristics

240 W

Dimension	Including protective cover, handle, feet	Without protective cover; including 50 Ω connectors
Length	286 mm	277 mm
Height	150 mm	147 mm
Width	206 mm	200 mm

Environmental specifications

Attribute	Specification
Temperature	Operating : 0°C to +50°C, with 15°C/hour maximum gradient, non-condensing.
	Non-operating: -40°C to +71°C, with 30°C/hour maximum gradient.
Humidity	Operating:
	5% to 95% relative humidity (% RH) at up to +30°C,
	5% to 75% RH above +30°C up to +40°C,
	45% RH above +40°C up to 50°C, non-condensing.
	Non-operating:
	5% to 95% RH (Relative Humidity) at up to +30°C,
	5% to 45% RH above +40°C up to +71°C, non-condensing.
Altitude	Operating : Up to 3,000 meters, derate maximum operating temperature by 1°C per 300 meters above 1,500 meters altitude.
	Non-operating: Up to 12,000 meters.
Mechanical shock	Operating : Half-sine mechanical shocks, 50 g peak amplitude, 11 msec duration, 3 drops in each direction of each axis (18 total). (Military Standard MIL-PRF-28800F Class 3)

Ordering information

Use the following steps to select the appropriate instrument, adapters, and options for your needs.

Step 1: Select instrument and adapters

Model	Description
TMT4	Tektronix Margin Tester for PCIe Gen 4
PCIE4-CEM-EDGEX1	PCIe 4.0 x1 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX4	PCIe 4.0 x4 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX8	PCIe 4.0 x8 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX16	PCIe 4.0 x16 CEM Edge Finger Adapter
PCIE4-CEM-SLOTX16	PCIe 4.0 x16 CEM Slot Adapter
PCIE4-M2.22-EDGE	PCIe 4.0 M.2 22mm M-type Edge Finger Adapter and Cable
PCIE4-M2-SLOT	PCIe 4.0 M.2 M-type Slot Adapter
PCIE4-M2.22-EXTENDER	Five replacement extenders for PCI4-M2.22-EDGE adapter / cable
PCIE4-U2-EDGE	PCIe 4.0 U.2 Edge Finger Adapter
PCIE4-U2-SLOT	PCIe 4.0 U.2 Slot Adapter
PCIE4-U3-EDGE	PCIe 4.0 U.3 Edge Finger Adapter
PCIE4-U3-SLOT	PCIe 4.0 U.3 Slot Adapter
PCIE4-CABLE	Accessory cable for all PCIE4 adapters except PCIE4-M2.22-EDGE
PCIE4-ADAPTER-BAS	Accessory base to hold and stabilize slot adapters
PCIE4-PRO-BUNDLE	All PCIe 4.0 Adapters in a Hard Case
PCIE4-E1-EDGE	PCIe 4.0 E1 Edge Finger Adapter
PCIE4-E1-SLOT	PCIe 4.0 E1 Slot Adapter

Step 2: Select power cord option

Power cord option	Description
A0	North America power plug (115 V, 60 Hz)
A1	Universal Euro power plug (220 V, 50 Hz)
A2	United Kingdom power plug (240 V, 50 Hz)
A3	Australia power plug (240 V, 50 Hz)
A5	Switzerland power plug (220 V, 50 Hz)
A6	Japan power plug (100 V, 50/60 Hz)
A10	China power plug (50 Hz)
A11	India power plug (50 Hz)
A12	Brazil power plug (60 Hz)
A99	No power cord

Step 3: Select service option

Protect your investment and your uptime with a service package for your TMT4.

Optimize the lifetime value of your purchase and lower your total cost of ownership with a calibration and extended warranty plan for your TMT4 Margin Tester. Plans range from standard warranty extensions covering parts, labor, and 2-day shipping to Total Product Protection with repair or replacement coverage from wear and tear, accidental damage, ESD or EOS. See the below table for specific service options available on the TMT4 product. Compare factory service plans www.tek.com/en/services/factory-service-plans.

Additionally, Tektronix is a leading accredited calibration services provider for all brands of electronic test and measurement equipment, servicing more than 140,000 models from 9,000 manufacturers. With 100+ labs worldwide, Tektronix serves as a global partner, delivering tailored whole-site calibration programs with OEM quality at a market price. View whole site calibration service capabilities *www.tek.com/en/services/calibration-services*.

Service option	Description
Т3	Three Year Total Protection Plan. Includes repair or replacement coverage from wear and tear, accidental damage, ESD or EOS plus preventative maintenance. Including a 5 day turn-around time and priority access to customer support.
Τ5	Five Year Total Protection Plan. Includes repair or replacement coverage from wear and tear, accidental damage, ESD or EOS plus preventative maintenance. Including a 5 day turn-around time and priority access to customer support.
R3	Standard Warranty Extended to 3 Years. Covers parts, labor and 2-day shipping within the country. Guarantees faster repair time than without coverage. All repairs include calibration and updates. Hassle free - a single call starts the process.
R5	Standard Warranty Extended to 5 Years. Covers parts, labor and 2-day shipping within country. Guarantees faster repair time than without coverage. All repairs include calibration and updates. Hassle free - a single call starts the process.
G3	Three Year Gold Care Plan. Includes expedited repair of all product failures including ESD and EOS, access to a loaner product during repair or advanced exchange to reduce downtime, priority access to Customer Support, among others.
G5	Five Year Gold Care Plan. Includes expedited repair of all product failures including ESD and EOS, access to a loaner product during repair or advanced exchange to reduce downtime, priority access to Customer Support, among others.
C3	Calibration service 3 Years. Includes traceable calibration or functional verification where applicable, for recommended calibrations. Coverage includes the initial calibration plus 2 years calibration coverage.
C5	Calibration service 3 Years. Includes traceable calibration or functional verification where applicable, for recommended calibrations. Coverage includes the initial calibration plus 4 years calibration coverage.



Tektronix is ISO 14001:2015 and ISO 9001:2015 certified by DEKRA.

ASEAN / Australasia (65) 6356 3900 Belgium 00800 2255 4835* Central East Europe and the Baltics +41 52 675 3777 Finland +41 52 675 3777 Hong Kong 400 820 5835 Japan 81 (120) 441 046 Middle East, Asia, and North Africa +41 52 675 3777 People's Republic of China 400 820 5835 Republic of Korea +82 2 565 1455 Spain 00800 2255 4835* Taiwan 886 (2) 2656 6688 Austria 00800 2255 4835* Brazii +55 (11) 3759 7627 Central Europe & Greece +41 52 675 3777 France 00800 2255 4835* India 000 800 650 1835 Luxembourg +41 52 675 3777 The Netherlands 00800 2255 4835* Poland +41 52 675 3777 Russia & CIS +7 (495) 6647564 Sweden 00800 2255 4835* United Kingdom & Ireland 00800 2255 4835* Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777 Canada 1 800 833 9200 Denmark +45 80 88 1401 Germany 00800 2255 4835* Italy 00800 2255 4835* Mexico, Central/South America & Caribbean 52 (55) 56 04 50 90 Norway 800 08 1698 Portugal 80 08 12370 South Africa +41 52 675 3777 Switzerland 00800 2255 4835* USA 1 800 833 9200

* European toll-free number. If not accessible, call: +41 52 675 3777

For Further Information. Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit www.tek.com. Copyright © Tektronix, Inc. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks, or registered trademarks of their respective companies.

> 25 Aug 2023 55W-73966-2 tek.com

